

Pilot using Independent Local & Open Technologies

The European PILOT


ISC24 – International RISC-V Workshop

Carlos Puchol, BSC - May, 2024





Overview







Consortium: 19 Partners












































Enabling future EU Exascale Supercomputers

Strengthening EU HPC Supply Chain

Objectives



Demonstrate a European pre-exascale accelerator platform

- Design, validate, build and deploy a fully-integrated accelerator platform
- Maximize use of European technology & assets
- Stimulate European collaboration, enable future exascale systems
- Co-design, for improved performance and energy efficiency
- Leverage & extend open source and RISC-V into HPC

→ Strengthen European digital autonomy and HPC supply chain




Target: Chips → **Deployments**

• Hardware Chips → Modules → Boards

Systems → Boards → Systems → Liquid Immersion Deployments

Software Drivers → OS → Compilers → Frameworks → Apps




Target: Chips → **Deployments**



- HW accelerator efforts built upon key IPs from EPI-SGA1 project
- Tape-outs: from 22nm → 12nm
 - One test chip
 - Two accelerator chips: one VEC & one MLS
- Target HPC (VEC) and HPDA (MLS) applications
 - Port apps/frameworks/libraries to RISC-V
 - Develop toolsets for manual or automatic optimizations
- Deploy OCP based systems to datacenter with liquid immersion cooling tanks
 - Higher workloads, density & capacity
 - Reduced environmental impact






Top Level View




Accelerator Chips



EUPILOT System Architecture




EUPILOT Accelerator System



EAM – EUPILOT Accelerator Module






EAMs "Dual-quad" Interconnects



Two fully-connected EAM quads with

- Two-link interconnects
- Coherent memory





To/from QSFP

(scale-out configurations)

Accelerator Chips








48~54 mm²

12nm GlobalFoundries 12LP+ process

Common/reusable Uncore







Shown above with VEC Layout

EUPILOT Planned Die Layouts








VEC

MLS

(VEC) Software Architecture






Software Stack







Thank you!

www.eupilot.eu



@pilot euproject



eupilot



Pilot using Independent Local & Open Technologies



The European PILOT project has received funding from the European High-Performance Computing Joint Undertaking (JU) under grant agreement No.101034126. The JU receives support from the European Union's Horizon 2020 research and innovation programme and Spain, Italy, Switzerland, Germany, France, Greece, Sweden, Croatia and Turkey.